1. sidebar {width: 0px;}
  2. content {width: 98%;}


boot Software Tool

boot is an open-source software tool based on the open-source tools ghld and gtkwave and designed to compile, simulate and synthesize your VHDL code. boot leverages the opencores.org website to allow users to freely share IP Cores.

boot is easy to use and runs on any Linux distribution. Documentation is available here.

Download and Install boot

boot runs on most Linux distributions and it can be easily installed from its generic .bin installer:

boot source code

boot for Linux

Once downloaded the .zip file, you can got ahead and unzip plus install it with the following commands:

 unzip boot_lin_installer.zip

 sudo boot_lin_installer.bin

To uninstall boot you can use the command:

 sudo rm -Rf /opt/boot /usr/local/bin/boot /usr/share/applications/boot.desktop /usr/share/pixmaps/boot-icon.*

Older versions of boot (before ver. 0.36) can be removed via the command:

 sudo rm -Rf /usr/local/lib/python2.7/dist-packages/boot* /usr/local/bin/boot /usr/share/applications/boot.desktop /usr/share/pixmaps/boot-icon.*

Once you have installed boot you need to take care of its dependencies and for this you need to be connected to the Internet and run the terminal command:

 sudo boot --build

This should install all dependencies (included GHDL) and create a launcher on your top menu bar. Double clicking on it will start boot.

How to Use boot

To help you getting started, we have built a quick start option. Create a project folder (for instance named counter) by opening the terminal and running the following terminal commands:

 mkdir counter 
cd counter
boot --quick_start

boot will create a src folder with some basic VHDL files that implement a counter in VHDL. You are now ready to use boot to check, simulate and synthesize your design.

Double click on the boot desktop launcher and select the VHDL test-bench file identified by its name (*_tb.vhdl). You can immediately check and simulate your design by pressing the return key. boot will automatically create a "build" folder where all intermediate files will be saved.

The Simulate tab will show the results of the VHDL test-bench file. Drag the signals you want to observe in the Signals section and press the Zoom Fit button.

You are now ready to head to the Help tab a read how to do use all the other functionalities of boot. In about 5 minutes you will be ready to compile, simulate and synthesize your design without problems.

boot Documentation

boot documentation is available from the Help tab or from here.

Contribute to boot

If you feel you want to contribute to boot, do not hesitate to contact us. boot is written in Python and you can download the latest development version from Google Code (make sure to have git installed in your machine):

 git clone http://code.google.com/p/boot-vhdl boot

Alternatively, the boot source code can be browsed from the boot code repository. For more details refer to the file CONTRIBUTE.txt.

NOTE. boot is currently under heavy development. If there are features that do not work well, just give some time.